Job Description:
FORMAL VERIFICATION ENGINEER

Detailed skills required: Verification engineer with emphasis in full chip formal verification skills of large ASICs.

Specific tool experience required: Conformal LEC, Modelsim, Primetime

Preferred and optional design center location : San Diego

Start date: Immediately